

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
4 March 2004 (04.03.2004)


PCT

(10) International Publication Number
WO 2004/019486 A1

- (51) International Patent Classification⁷: **H03F 1/02**
- (21) International Application Number:
PCT/GB2003/003414
- (22) International Filing Date: 6 August 2003 (06.08.2003)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:
0219466.0 21 August 2002 (21.08.2002) GB
- (71) Applicants (for all designated States except US): **ROKE MANOR RESEARCH LIMITED** [GB/GB]; Old Salisbury Lane, Romsey, Hampshire SO51 0ZN (GB). **SMITH, Christopher, Nigel** [GB/GB]; 4 Bramble Drive, Romsey, Hampshire SO51 7RJ (GB).
- (72) Inventor; and
- (75) Inventor/Applicant (for US only): **DOMOKOS, John** [GB/GB]; 3 Millbrook, Salisbury, Wiltshire SP1 1NH (GB).
- (74) Agents: **PAYNE, Janice, Julia et al.**; Siemens Aktiengesellschaft, P.O. Box 22 16 34, 80506 Munich (DE).
- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).
- Published:
— with international search report

[Continued on next page]

(54) Title: A POWER AMPLIFIER SYSTEM



(57) Abstract: A power amplifier system (1) comprises a control circuit; a power amplifier (3) and a delay device (8). The control circuit comprises a detector (4) for detecting an instantaneous power level of an input signal; a threshold comparator (5); and a power supply voltage source (6). The threshold comparator is provided with a plurality of preset thresholds (TH₁, TH₂, TH₃); wherein the threshold comparator compares the detected power level with the preset thresholds; wherein the power supply voltage (V₁, V₂, V₃ and V₄) is switched according to the output of the threshold comparator; and wherein the delay device (8) delays the input signal to the power amplifier to enable the power supply voltage to be adapted to the detected power level, such that the efficiency of the power amplifier (3) is optimised.

BEST AVAILABLE COPY

WO 2004/019486 A1



For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

A POWER AMPLIFIER SYSTEM

This invention relates to a linear power amplifier system, in particular for use with 3rd generation mobile communication systems.

5 Power amplifiers can be generally categorised into three modes of operation, class A, B and C. For a linear amplifier a class A or class B amplifier amplifies a sinusoidal signal, so maximum efficiency is achieved if the output is a sinewave extending over the full range of voltage and minimum efficiency is achieved if the sinewave amplitude is minimum. Class B amplifiers are biased at zero, so the output
10 produces current pulses with half the cycle missing which is reconstituted by subsequent filtering. Class C amplifiers are negatively biased and non-linear, in this case a low signal level also leads to low efficiency.

Mobile communications systems have in the past used constant amplitude radio waves, so it was possible to adapt the amplifier design for maximum efficiency given
15 that the signal amplitude was known. However, 2nd generation multi-carrier operation and 3rd generation mobile communication require linear power amplifiers to operate with amplitude-variant radio frequency (RF) signals. Therefore, the power amplifier, designed to be able to deliver the maximum peak envelope power, is usually fed with a constant voltage power supply that is dimensioned to deliver the peak power and so is
20 highly inefficient because the instantaneous envelope power is well below the peak power most of the time. Thus, the amplifier unnecessarily dissipates excess power due to the large constant power supply voltage.

Several different methods have been cited to improve the efficiency of linear power amplifiers. One method is based on the envelope elimination and restoration
25 (EER) technique. This method has severe bandwidth limitation and therefore is not suitable for the amplification of the broadband signals used in the current mobile communication systems.

Another method is based on the principle of the Doherty amplifier. Both the EER and the Doherty amplifiers suffer from spectral spreading effects and bandwidth
30 limitation and so are not used in current communication systems.

US2002/0084844 describes a system in which first and second amplifier stages are provided, such that if a signal power level is below a predetermined threshold, the signal is directed to a first stage amplifier to amplify the input signal and if the level is

above the threshold the signal is directed to the second stage amplifier. This system is somewhat limited in its application since it views the input signal as being simply low power or high power. Furthermore, it is inefficient in hardware terms because of the requirement to construct two amplifier stages, although only one will ever be used at any time.

In accordance with a first aspect of the present invention, a power amplifier system comprises a control circuit; a power amplifier and a delay circuit; wherein the control circuit comprises a detector for detecting an instantaneous power level of an input signal; a threshold comparator; and a power supply voltage source; wherein the threshold comparator is provided with a plurality of preset thresholds; wherein the threshold comparator compares the detected power level with the preset thresholds; wherein the power supply voltage is switched according to the output of the threshold comparator; and wherein the delay device delays the input signal to the power amplifier to enable the power supply voltage to be adapted to the detected power level, such that the efficiency of the power amplifier is optimised.

The present invention provides an efficient linear power amplifier in which the power supply voltage to the amplifier is changed according to the threshold reached by the detected input signal power level. Multiple thresholds are preset and associated with a suitable power supply voltage. This is a flexible system which provides a significant improvement in efficiency over conventional systems.

Preferably, the power supply voltage source comprises a plurality of preset power supply voltages associated with respective power level thresholds.

The system may be operated with two preset thresholds, but preferably, at least three preset thresholds are provided.

Preferably, at least four preset power supply voltages are provided.

Preferably, the system further comprises a pulse shaping filter.

Preferably, the power amplifier is a Class B amplifier and a filter is provided at the output of the amplifier to reconstitute the amplified input signal.

In accordance with a second aspect of the present invention, a code division multiple access (CDMA) communication system comprises a power amplifier according to the first aspect.

CDMA systems use radio waves which have varying amplitudes, but the present invention is able to cope with this whilst maintaining efficiency of the amplifier by switching the power supply voltage according to the input signal power level.

In accordance with a third aspect of the present invention, a method of
5 operating a power amplifier system comprises detecting an instantaneous power level of an input signal; comparing the detected power level with a plurality of preset thresholds; switching a power supply voltage according to the output of the comparison; and delaying the input signal to the power amplifier to enable the power supply voltage to be adapted to the detected power level, such that the efficiency of the
10 power amplifier is optimised.

Preferably, a plurality of power supply voltage levels associated with respective power level thresholds are preset.

An example of a power amplifier system in accordance with the present invention will now be described with reference to the accompanying drawings in
15 which:

Figure 1 is an example of a power supply system according to the present invention;

Figure 2 illustrates variation in input power for an input signal using the system of Fig. 1; and

20 Figure 3 illustrates the corresponding variation in power supply voltage for the power amplifier of the system of Fig. 1.

Figure 1 shows one example of a power amplifier system 1 according to the present invention. An amplitude variant source signal 2, containing information that is
25 to be transmitted, is input to the system. The signal follows a first path to a power amplifier 3 via a control circuit. The control circuit comprises an envelope detector 4, which provides a value that is proportional to the instantaneous power of the input signal 2. This value is applied to a threshold detector 5 which has N, in this case 3, preset thresholds, although more can be set if appropriate. An output of the threshold
30 detector 5 controls switching of a switch unit 6 between N+1, in this case 4, discrete power supply voltages for the power amplifier. The chosen voltage then passes through a pulse shaping filter 7 to the power amplifier 3. The signal follows a second path to the power amplifier via a time delay 8, so that the power supply voltage of the

power amplifier is set to the correct value before the signal to which it relates is amplified in the power amplifier 3.

In operation, the threshold detector 5 compares pre-set threshold values TH_1 , TH_2 , and TH_3 with the value representing the instantaneous power provided by the envelope detector 4. The output of this comparison provides a control signal to turn the appropriate switch on in the switch unit 6. In this example, if the instantaneous envelope of the signal 2 is below threshold TH_1 , then a voltage V_1 is applied to the power amplifier 3. If the envelope is between thresholds TH_1 and TH_2 , then a voltage V_2 is applied to the power amplifier; if the envelope is between thresholds TH_2 and TH_3 , then a voltage V_3 is applied to the power amplifier and finally, for all envelope values above the pre-set threshold TH_3 , a voltage, V_4 is selected by the switch unit 6.

It should be noted that the invention is not restricted to three discrete threshold values, and in fact any number may be used. The number of pre-set threshold values and the corresponding supply voltages are determined to match the properties of the transmitted signal and the characteristics of the power amplifier.

A further feature of the present invention is the provision of the pulse-shaping filter 7. This filter limits the slew rate of the power supply voltage as the DC voltage is switched between the discrete values. This in turn minimizes the undesirable spectral spreading of the transmitted signal that may be caused by the power amplifier as the supply voltage is varied.

The purpose of the time delay 8 in the second path is to match the overall delay in the first path containing the envelope detector 4, the threshold detector 5, the switch unit 6 and the pulse-shaping filter 7 with the delay of the power amplifier. This ensures that the signal and the appropriate power supply voltage are applied synchronously at the correct instant.

Fig. 2a illustrates an example of how the instantaneous power determined in the envelope detector 4 varies for a particular input signal. The graph shows normalised power against time and three thresholds TH_1 , TH_2 and TH_3 for the normalised power are set, at values of 0.9, 0.5 and 0.2 respectively. From Fig. 2b it is possible to see how the power supply voltage changes with each threshold transition. A normalised DC voltage is shown against time. It takes a finite period of time to reach the new value, hence the need to delay the signal into the power amplifier, so that the power supply voltage is correct.

The time delay 8, envelope detector 4 and threshold detector 5 may be implemented digitally in the baseband section of a transmitter or alternatively these elements may be realized by analog circuitry. The efficiency improvement described herein is applicable in conjunction with both feed forward and pre-distortion

5 linearisation techniques.

CLAIMS

1. A power amplifier system, the system comprising a control circuit; a power amplifier and a delay circuit; wherein the control circuit comprises a detector for
5 detecting an instantaneous power level of an input signal; a threshold comparator; and a power supply voltage source; wherein the threshold comparator is provided with a plurality of preset thresholds; wherein the threshold comparator compares the detected power level with the preset thresholds; wherein the power supply voltage is switched according to the output of the threshold comparator; and wherein the delay device
10 delays the input signal to the power amplifier to enable the power supply voltage to be adapted to the detected power level, such that the efficiency of the power amplifier is optimised.
2. A power amplifier system according to claim 1, wherein at least three preset
15 thresholds are provided.
3. A power amplifier system according to claim 1 or claim 2, wherein the power supply voltage source comprises a plurality of preset power supply voltages associated with respective power level thresholds.
20
4. A power amplifier system according to claim 3, wherein at least four preset power supply voltages are provided.
5. A power amplifier system according to any preceding claim, wherein the
25 system further comprises a pulse shaping filter.
6. A power amplifier system according to any preceding claim, wherein the power amplifier is a Class B amplifier and wherein a filter is provided at the output of the amplifier to reconstitute the amplified input signal.
30
7. A CDMA communication system comprising a power amplifier according to any preceding claim.

8. A method of operating a power amplifier system, the method comprising detecting an instantaneous power level of an input signal; comparing the detected power level with a plurality of preset thresholds; switching a power supply voltage according to the output of the threshold comparator; and delaying the input signal to the
5 power amplifier to enable the power supply voltage to be adapted to the detected power level, such that the efficiency of the power amplifier is optimised.

9. A method according to claim 8, wherein a plurality of power supply voltage levels associated with respective power level thresholds are preset.

FIG 1




FIG 2A





FIG 2B



INTERNATIONAL SEARCH REPORT

International Application No.

PCT/GB 03/03414

A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 H03F1/02

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 H03F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, PAJ

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	PATENT ABSTRACTS OF JAPAN vol. 0060, no. 60 (E-102), 17 April 1982 (1982-04-17) & JP 57 002107 A (PIONEER ELECTRONIC CORP), 7 January 1982 (1982-01-07) abstract	1-4, 6, 8, 9
X	US 6 028 486 A (ANDRE TORE) 22 February 2000 (2000-02-22) abstract; figures 9,10	1, 3, 8, 9
Y		2, 4
Y	US 2001/0004387 A1 (BARKAROE STEFAN) 21 June 2001 (2001-06-21) claim 3; figure 2	2, 4
P, X	WO 02 089320 A (KO BUM-JONG) 7 November 2002 (2002-11-07) the whole document	1-4, 8, 9

☐ Further documents are listed in the continuation of box C.

Patent family members are listed in annex.

* Special categories of cited documents:

A document defining the general state of the art which is not considered to be of particular relevance

E earlier document but published on or after the international filing date

L document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

O document referring to an oral disclosure, use, exhibition or other means

P document published prior to the international filing date but later than the priority date claimed

T later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

X document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

Y document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

& document member of the same patent family

Date of the actual completion of the international search

20 November 2003

Date of mailing of the international search report

02/12/2003

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel: (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Van den Doel, J

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Publication No

PCT/GB 03/03414

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
JP 57002107	A	07-01-1982	NONE	
US 6028486	A	22-02-2000	AU 9466698 A EP 1020025 A1 WO 9918662 A1	27-04-1999 19-07-2000 15-04-1999
US 2001004387	A1	21-06-2001	SE 517622 C2 AU 1428301 A CN 1411648 T EP 1243109 A1 JP 2003517772 T WO 0145336 A1 SE 9904642 A TW 466844 B	25-06-2002 25-06-2001 16-04-2003 25-09-2002 27-05-2003 21-06-2001 18-06-2001 01-12-2001
WO 02089320	A	07-11-2002	KR 2002083735 A WO 02089320 A1	04-11-2002 07-11-2002

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record.**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ **BLACK BORDERS**
- ☐ **IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- ☐ **FADED TEXT OR DRAWING**
- ☐ **BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- ☐ **SKEWED/SLANTED IMAGES**
- ☒ **COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- ☐ **GRAY SCALE DOCUMENTS**
- ☒ **LINES OR MARKS ON ORIGINAL DOCUMENT**
- ☐ **REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- ☐ **OTHER:** _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.